

any of Digital Equipment Corporation and shall not be reproduced or copied in whole or in part for any purpose other than the manufacture or sale of items without written permission.

NOTES:

J

H

F


E

D



C

B

A



CAUTION CHANGE IN PROCESS



AC2, AF1, AF2, AN2, AT2, BC1, BC2, BF2, CC2, CN2, CT2, DC1, DC2, DF2, DNI

REV	DATE	BY	CHKD	DATE	BY	
DEC 74151	8	16				
DEC 8251	3	16				
DEC 384	1	8				
IC TYPE	GND	+5V	ITEM NO	AWG	FROM PT	TO PT
GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY. EXCEPTIONS ARE STATED ABOVE.						
IC PIN LOCATIONS						
NUMBER LIST						


QTY.	REF DESIGNATION	DESCRIPTION	PART NO.
2	E40, E45	I.C. DEC 74H74	1909667
3	E18, E21, E35	I.C. DEC 74H02	1909056
2	E14, E36	I.C. DEC 74H04	1909931
1	R35	RES. 100, 1/4 W, 5%	1909373
1	E38	I.C. DEC 7486	1910011
3	E9, E11, E13	I.C. DEC 7412	1909455
1	E24	I.C. DEC 74151	1909936
4	E8, E10, E27, E28	I.C. DEC 7405	1909990
12	E1, E5, E23, E43, E44, E49, E52, E53, E15	I.C. DEC 8881	1909705
7	E6, E16, E20, E26, E47, E48	I.C. DEC 7404	1909680
1	E42	I.C. DEC 8251	1909554
1	E29	I.C. DEC 384	1909466
6	E19, E22, E25, E37, E41, E51	I.C. DEC 7402	1909004
1	E7, E30	I.C. DEC 7420	1905577
2	E12, E31	I.C. DEC 7410	1905576
3	E32, E39, E42	I.C. DEC 7400	1905575
3	E17, E33, E50	I.C. DEC 7474	1905547
34	R1, R17, R19, R34, R36	RES. 470, 1/4 W, 5%	1900316
22	C1, C4, C6, C26, C30, C13	CAP. 0.1UF, 100V, 20% D.C.	1000160
2	C27, C29	CAP. 6.8UF, 35V, 20% S-TANT	1000067
1		EYELETS 354-11 ST MPSON	9006750
1		SPACER (CABLE CLAMP)	9007704
1		HANDLE: FLIP CHIP - M/GENTA	9008337-C6
1		ETCHED CIRCUIT BOARD	9009278
REF		MODULE ECO HISTOR	9009278
REF		ASSY/DRILLING COLE	9009278
REF		X-Y COORDINATE	9009278

REV	DATE	BY	CHKD	DATE	BY	
DEC 74151	8	16				
DEC 8251	3	16				
DEC 384	1	8				
IC TYPE	GND	+5V	ITEM NO	AWG	FROM PT	TO PT
GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY. EXCEPTIONS ARE STATED ABOVE.						
IC PIN LOCATIONS						
NUMBER LIST						

REV	DATE	BY	CHKD	DATE	BY	
DEC 74151	8	16				
DEC 8251	3	16				
DEC 384	1	8				
IC TYPE	GND	+5V	ITEM NO	AWG	FROM PT	TO PT
GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY. EXCEPTIONS ARE STATED ABOVE.						
IC PIN LOCATIONS						
NUMBER LIST						

MAJOR REG. CONT. (M8312)





**CAUTION** CHANGE IN PROCESS

**SIGNALS TO BACK CONNECTORS**


PIN	TO MAJOR REGISTER		TO CPU CONTROL		PIN
	TO MAJOR REGISTER	TO CPU CONTROL	TO MAJOR REGISTER	TO CPU CONTROL	
HV2 L	MQ0 L	MQ0 L	MQ0 L	MQ0 L	FA2
EB1	AC4-II=0 L	AC4-II=0 L	AC4-II=0 L	AC4-II=0 L	FPI
ET1	AC MQ ENA	AC MQ ENA	AC MQ ENA	AC MQ ENA	FL2
HU2	MQ DATA L	MQ DATA L	MQ DATA L	MQ DATA L	FB2
ES2	SHL+D ENA	SHL+D ENA	SHL+D ENA	SHL+D ENA	FV1
ED2	MQ BUS L	MQ BUS L	MQ BUS L	MQ BUS L	FS2
ET2	AC BUS L	AC BUS L	AC BUS L	AC BUS L	FU1
EF2	MQ LOAD L	MQ LOAD L	MQ LOAD L	MQ LOAD L	FR2
EI1	AC LOAD L	AC LOAD L	AC LOAD L	AC LOAD L	FG2
HH1	MQ11 L	MQ11 L	MQ11 L	MQ11 L	FB1
HJ1	MQ10 L	MQ10 L	MQ10 L	MQ10 L	FA1
ED1	DATA F	DATA F	DATA F	DATA F	FN2
EA2	DATA T	DATA T	DATA T	DATA T	FU2
EN2	IN2	IN2	IN2	IN2	FV2
EP2	EN1	EN1	EN1	EN1	FP2
HL1	AD LK L	AD LK L	AD LK L	AD LK L	FJ1
HP1	AD 0 L	AD 0 L	AD 0 L	AD 0 L	FH1
EC2	EN0	EN0	EN0	EN0	FT2
EN1	AC0	AC0	AC0	AC0	FH2
EM1	AC1	AC1	AC1	AC1	FJ2
HH2	RIGHT L	RIGHT L	RIGHT L	RIGHT L	FC1
HJ2	LEFT L	LEFT L	LEFT L	LEFT L	FD1
EC1	CAR. OUT L	CAR. OUT L	CAR. OUT L	CAR. OUT L	FM2
HM2	CAR. IN L	CAR. IN L	CAR. IN L	CAR. IN L	FS1
HK2	TWICE L	TWICE L	TWICE L	TWICE L	FH1
HC1	PAGE E	PAGE E	PAGE E	PAGE E	FE1
HNI	ADI L	ADI L	ADI L	ADI L	FMI
HMI	ADI 0 L	ADI 0 L	ADI 0 L	ADI 0 L	FE2
HRI	ADI L	ADI L	ADI L	ADI L	FF1
HDI	PC LOAD L	PC LOAD L	PC LOAD L	PC LOAD L	FL1
HE1	CPMA LOAD L	CPMA LOAD L	CPMA LOAD L	CPMA LOAD L	
HP1	MB LOAD L	MB LOAD L	MB LOAD L	MB LOAD L	
EP1	AC2	AC2	AC2	AC2	
ER1	AC3	AC3	AC3	AC3	
EA1	MQB-II=0 L	MQB-II=0 L	MQB-II=0 L	MQB-II=0 L	
HK1	MQ0-7=0 L	MQ0-7=0 L	MQ0-7=0 L	MQ0-7=0 L	
HA1	MAC L	MAC L	MAC L	MAC L	

RIGHT L	LEFT L	TWICE L	PAGE Z	DATA TO REGISTER	USE
L	L	L	L	MA=0-4 MQ=5-11	PAGE ADDRESSING
L	L	H	X	MBX ^ ACX	AND
L	H	L	X	ADDER (X-2)	RTR
L	H	H	X	ADDER (X-1)	RAR
H	L	L	X	ADDER (3+2)	RTL
H	L	H	X	ADDER (X+1)	RAL
H	H	L	X	ADDER (X+6)	BYTE SWAP
H	H	H	X	ADDER X	NO SHIFT
L	L	L	H	0+MA=0-4 MD=MA5-11	PG 0 ADDRESSING

EN0	EN1	EN2	INPUT TO ADDER	DATA T	DATA F	INPUT TO ADDER
L	L	L	PC	L	L	DATA BUS NOT
L	L	H	MD	L	H	DATA BUS
L	H	L	VQ	H	L	ARITHMETIC ZERO
L	H	H	VA	H	H	ARITHMETIC ONE
H	X	X	ARITHMETIC ZERO			

BIT X OF THE REGISTER SELECTED HERE IS ADDED TO BIT X OF THE DATA BUS AS SELECTED HERE AND THE SUM (ADDER X) IS FED TO A MULTIPLEXER TO BE DECODED AS AC.VE. THE OUTPUT OF THIS MULTIPLEXER IS LOADED INTO WHICH EVER REGISTER IS Clocked.

SPL ENA L	AC MQ ENA L	DATA MQ
L	L	MQX+1 0-13 MQ DATA MQ11
L	H	MQX+1 2-13 MQ DATA MQ11
H	L	AC (IN COMPLEMENT TO REGISTER)
H	H	1(0 MQ)



REV	CHG	NO.

REV	CHG	NO.	DATE	BY	DESCRIPTION	PART NO.

**78310 MAJOR REG.**  
CONT.

